index - Equipe Secure and Safe Hardware

 

Dernières publications

Mots clés

Randomness Gem5 Side-channel attacks SCA Fault injection attack MRAM Circuit faults Magnetic tunneling Masking countermeasure SCA Formal proof Cryptography Security services Coq Switches FDSOI Energy consumption Protocols Formal methods Reverse-engineering Field programmable gate arrays Filtering Costs Mutual Information Analysis MIA Field Programmable Gates Array FPGA Reliability Authentication Side-Channel Analysis SCA Defect modeling Power demand Security Resistance Magnetic tunnel junction Simulation Dynamic range 3G mobile communication Dual-rail with Precharge Logic DPL Side-Channel Analysis Computational modeling Image processing Logic gates STT-MRAM AES Estimation Electromagnetic Robustness Differential Power Analysis DPA Spin transfer torque Signal processing algorithms Application-specific VLSI designs DRAM Security and privacy RSA Side-channel analysis Machine learning Side-channel attacks Fault attacks Training Intrusion detection Fault injection Writing SoC Reverse engineering Confusion coefficient Hardware OCaml Linearity Neural networks Routing Side-channel attack CRT GSM Transistors Convolution Memory Controller ASIC Process variation Receivers Power-constant logic Elliptic curve cryptography Sensors Differential power analysis DPA Loop PUF Countermeasures Hardware security Information leakage FPGA Temperature sensors Internet of Things Side-Channel Attacks Lightweight cryptography Asynchronous Aging PUF Random access memory CPA TRNG EMFI Masking Countermeasure Voltage

 

Documents avec texte intégral

217

Références bibliographiques

434

Open access

42 %

Collaborations